

Fax



CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS (37 CFR 1.16(c))	74-20 =	54	X \$ 18.00 =	\$ 972.00
	INDEPENDENT CLAIMS (37 cfr 1.16(b))	4-3 =	1	X \$ 78.00 =	\$ 78.00
	MULTIPLE DEPENDENT CLAIMS (if applicable) (37 CFR 1.16(d))			\$ 260.00 =	\$
				BASIC FEE (37 CFR 1.16(a))	\$ 690.00
			Total of above Calculations =		\$1740.00
	Reduction by 50% for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).				\$870.00
	TOTAL =				\$870.00

19. Small entity status

- a. ☒ A Small entity statement is enclosed.
- b. ☐ A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.
- c. ☐ Is no longer claimed.


20. ☒ A check in the amount of \$ 870.00 to cover the filing fee is enclosed.

21. ☒ Two checks, each in the amount of \$ 40.00, to cover the recordal fees are enclosed.

22. The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. 06-1205:

- a. ☒ Fees required under 37 CFR 1.16.
- b. ☐ Fees required under 37 CFR 1.17.
- c. ☐ Fees required under 37 CFR 1.18.

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED

NAME	Steven W. Stewart - Reg. No. 45,133
SIGNATURE	
DATE	August 24, 2000

SWS/cob

STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(c)—SMALL BUSINESS CONCERN)

DOCKET NUMBER: MP0072

Applicant, Patentee, or Identifier: Runsheng He

Application or Patent No.

Filed or Issued:

Title: Feedforward Equalizer for DFE Based Detector

I hereby state that I am

☐ the owner of the small business concern identified below:

☒ an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF SMALL BUSINESS CONCERN: Marvell Technology Group Ltd.

ADDRESS OF SMALL BUSINESS CONCERN: Richmond House, 3rd floor, 12 Parla Ville Road, Hamilton HM DX, Bermuda.

I hereby state that the above identified small business concern qualifies as a small business concern as defined in 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff, 409 Third Street, SW, Washington, DC 20416.

I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in:

☒ the specification filed herewith with title as listed above.

☐ the application identified above.

☐ the patent identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).

☒ Each person, concern, or organization having any rights in the invention is listed below:

☐ no such person, concern, or organization exists.

☐ each such person, concern, or organization is listed below.

Separate statements are required from each named person, concern or organization having rights to the invention stating their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

NAME OF PERSON SIGNING Eric Janofsky

TITLE OF PERSON IF OTHER THAN OWNER General Patent Counsel

ADDRESS OF PERSON SIGNING 645 Almaden Avenue, Sunnyvale, CA 94086

SIGNATURE 

DATE 8/24/00

APPLICATION

FOR

UNITED STATES LETTERS PATENT

Be it known that I, Runsheng He, a citizen of the People's Republic of China,
have invented new and useful improvements in:

FEEDFORWARD EQUALIZER FOR DFE BASED DETECTOR

of which the following is the specification.

	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111	2112	2113	2114	2115	2116	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143	2144	2145	2146	2147	2148	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159	2160	2161	2162	2163	2164	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207	2208	2209	2210	2211	2212	2213	2214	2215	2216	2217	2218	2219	2220	2221	2222	2223	2224	2225	2226	2227	2228	2229	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271	2272	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287	2288	2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319	2320	2321	2322	2323	2324	2325	2326	2327	2328	2329	2330	2331	2332	2333	2334	2335	2336	2337	2338	2339	2340	2341	2342	2343	2344	2345	2346	2347	2348	2349	2350	2351	2352	2353	2354	2355	2356	2357	2358	2359	2360	2361	2362	2363	2364	2365	2366	2367	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383	2384	2385	2386	2387	2388	2389	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399	2400	2401	2402	2403	2404	2405	2406	2407	2408	2409	2410	2411	2412	2413	2414	2415	2416	2417	2418	2419	2420	2421	2422	2423	2424	2425	2426	2427	2428	2429	2430	2431	2432	2
--	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	---

FEEDFORWARD EQUALIZER FOR DFE BASED DETECTOR

Inventor: Runsheng He

BACKGROUND OF THE INVENTION

5 Field of the Invention

This invention relates generally to a feedforward equalizer used in conjunction with a decision feedback equalizer in a data communications channel. More particularly the present invention relates to a feedforward equalizer used in conjunction with a decision feedback equalizer for a gigabit Ethernet transceiver.

10 Description of the Related Art

15 A feedforward equalizer is an extremely useful component of a digital signal processor used to shape and otherwise to filter an input signal so as to obtain an output signal with desired characteristics. Feedforward equalizers may be used in such diverse fields as Ethernet transceivers, read circuits for disk drives, ghost cancellation in broadcast and cable TV transmission, channel equalization for communication in magnetic recording, echo cancellation, estimation/prediction for speech processing, adaptive noise cancellation, etc.

20 A feedforward equalizer is particularly suited for filtering inter-symbol interference (ISI). To varying degrees, ISI is always present in a data communications system. ISI is the result of the transmission characteristics of the communications channel, i.e., the "channel response," and, generally speaking, causes neighboring data symbols, in a transmission sequence, to spread out and interfere with one another. If the channel response is bad, or severe, ISI becomes a major impediment to having low error rate communications between two data endpoints. In fact, at higher data rates, 25 i.e., frequencies, the affect of ISI is more severe since there is more high frequency attenuation in the transmission channel. Consequently, current efforts to push transmission speeds higher and higher in the local loop environment must effectively contend with ISI effects on a transmitted data signal to be successful.

30 Generally speaking the ISI can be divided into two components, namely precursor and post cursor ISI. Conventionally a feedforward equalizer (FFE) attempts to remove precursor ISI, and decision feedback equalization (DFE) attempts to remove

postcursor ISI. Fig. 1 is illustrative of a conventional feedforward equalizer used in conjunction with decision feedback equalizer in a data communications channel. As shown in Fig. 1, an analog, input signal from a communication channel is converted by to a digital signal by analog-to-digital converter 102. The digital signal is processed by FFE 104 and DFE 106 in a conventional manner. DFE 106 comprises decision circuit 108 and feedback filter 110. Examples of conventional arrangements are discussed in U.S. Patent Nos. 5,513,216 and 5,604,769, the contents of each of which are incorporated herein by reference.

However in conventional arrangements the length of the postcursor ISI is rather large, as shown in Fig. 2. To process a signal with a long tail, the feedback filter needs to have a proportionately large number of taps. This results in higher complexity and severe error proagation.

Summary of the Invention

According to a first aspect of the present invention, a signal processing apparatus comprises an input circuit to receive an input signal. A feedforward equalizer comprises a high-pass filter and is responsive to the input circuit. A decision feedback equalizer comprises a decision circuit responsive to the feed forward equalizer and a feedback filter responsive to the decision circuit. The decision circuit is responsive to the feedback filter.

According to a second aspect of the present invention, the high-pass filter has a low cutoff frequency.

According to a third aspect of the present invention, the high-pass filter has a flat response.

According to a fourth aspect of the present invention, the high-pass filter has high attenuation at low frequency.

According to a fifth aspect of the present invention, the high-pass filter has high attenuation at low frequencies.

According to a sixth aspect of the present invention, the high attenuation is at least 20 db.

According to a seventh aspect of the present invention, the high-pass filter comprises a first finite impulse response filter (FIR).

According to an eighth aspect of the present invention, the first FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI.

5 According to a ninth aspect of the present invention, each tap of the first FIR filter has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

10 According to a tenth aspect of the present invention, the input circuit comprises an analog to digital converter.

According to an eleventh aspect of the present invention, the decision circuit comprises a threshold circuit.

According to a twelfth aspect of the present invention, the decision circuit comprises a Viterbi detector.

15 According to a thirteenth aspect of the present invention, a first adaptive control circuit is provided to adapt the M taps for filtering precursor ISI and N taps for filtering.

According to a fourteenth aspect of the present invention, each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

20 According to a fifteenth aspect of the present invention, the first adaptive control circuit is operable only during signal acquisition.

According to a sixteenth aspect of the present invention, the feedback filter comprises a second finite impulse response filter (FIR).

25 According to a seventeenth aspect of the present invention, a second adaptive control circuit to adapt taps of the second FIR.

30 According to an eighteenth aspect of the present invention, a signal processing apparatus comprises an input means for receiving an input signal. A feedforward equalizer means is provided for feedforward equalizing by high-pass filtering the input signal received by the input means. A decision feedback equalizer means comprises a decision means for recovering data from an output of the feedforward equalizer means

and a feedback filter means for filtering an output of the decision means. The decision means is responsive to the feedback filter means.

According to a nineteenth aspect of the present invention, the feedforward equalizer means has a low cutoff frequency.

5 According to a twentieth aspect of the present invention, the feedforward equalizer means has a flat response.

According to a twenty-first aspect of the present invention, the feedforward equalizer means has high attenuation at low frequency.

10 According to a twenty-second aspect of the present invention, the feedforward equalizer means has high attenuation at low frequencies.

According to a twenty-third aspect of the present invention, the feedforward equalizer means shortens a length of postcursor inter-symbol interference.

According to a twenty-fourth aspect of the present invention, the feedforward equalizer means attenuates any DC noise.

15 According to a twenty-fifth aspect of the present invention, the feedforward equalizer means attenuates baseline wander.

According to a twenty-sixth aspect of the present invention, the high attenuation is at least 20 dB.

20 According to a twenty-seventh aspect of the present invention, the feedforward equalizer means comprises a first finite impulse response filter (FIR) means for filtering the input signal.

According to a twenty-eighth aspect of the present invention, the first FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI.

25 According to a twenty-ninth aspect of the present invention, each tap of the first FIR filter means has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

According to a thirtieth aspect of the present invention, the input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

5 According to a thirty-first aspect of the present invention, the decision means comprises a threshold circuit.

According to a thirty-second aspect of the present invention, the decision means comprises a Viterbi detector.

10 According to a thirty-third aspect of the present invention, a first adaptive control means is provided for adapting the M taps for filtering precursor ISI and N taps for filtering.

According to a thirty-fourth aspect of the present invention, each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

According to a thirty-fifth aspect of the present invention, the first adaptive control means is operable only during signal acquisition.

15 According to a thirty-sixth aspect of the present invention, the feedback filter means comprises a second finite impulse response filter (FIR) means for filtering the output of the decision means.

According to a thirty-seventh aspect of the present invention, a second adaptive control means is provided for adapting taps of the second FIR means.

20 Other objects and attainments together with a fuller understanding of the invention will become apparent and appreciated by referring to the following description and claims taken in conjunction with the accompanying drawings.

Brief Description of the Drawings

In the drawings wherein like reference symbols refer to like parts.

25 Fig. 1 is a block diagram of a feedforward equalizer used in conjunction with a decision feedback equalizer;

Fig. 2 illustratively shows the length of the postcursor ISI when an input signal is processed by a conventional arrangement;

30 Fig. 3 is a block diagram of a feedforward equalizer implemented as a high-pass filter used in conjunction with a decision feedback equalizer in accordance with a first embodiment of the present invention;

Fig. 4 illustratively shows the length of the postcursor ISI of when an input signal is processed by the present invention;

Fig. 5 illustrates the frequency response of the high-pass filter in accordance with Fig. 3;

5 Fig. 6 is a schematic drawing of the high-pass filter of Fig. 3 implemented as an finite impulse response (FIR) filter;

Fig. 7 is a block diagram of a feedforward equalizer implemented as an adaptive high-pass filter used in conjunction with a decision feedback equalizer in accordance with a second embodiment of the present invention;

10 Fig. 8 is a schematic drawing of the high-pass filter of Fig. 7 implemented as an adaptive finite impulse response (FIR) filter; and

Fig. 9 is a block diagram of an Ethernet transceiver incorporating the feedforward equalizer used in conjunction with a decision feedback equalizer in accordance with the present invention.

15 Description of the Preferred Embodiments

The present invention will now be described with reference with to a feedforward equalizer used in an Ethernet transceiver device. Preferably, the feedforward equalizer is embodied in an Integrated Circuit disposed between a digital interface and an RJ45 analog jack. The Integrated Circuit may be installed inside a PC on the network interface card or the motherboard, or may be installed inside a network switch or router. However, other embodiments include applications in read circuits for disk drives, ghost cancellation in broadcast and cable TV transmission, channel equalization for communication in magnetic recording, echo cancellation, estimation/prediction for speech processing, adaptive noise cancellation, etc. All such
20
25
embodiments are included within the scope of the appended claims.

Moreover, while the invention will be described with respect to the functional elements of the FFE, the person of ordinary skill in the art will be able to embody such functions in discrete digital or analog circuitry, or as software executed by a general purpose process (CPU) or digital signal processor.

30 A functional block diagram of an Ethernet transceiver incorporating the FFE according to the present invention is depicted in Fig. 9. Although only one channel is

depicted therein, four parallel channels are typically used in Gigabit Ethernet applications. Only one channel is depicted and described herein for clarity.

A 125 MHz, 250Mbps digital input signal from a PC is PCS-encoded in a PCS encoder 2 and is then supplied to a D/A converter 4 for transmission to the Ethernet cable 6. The PCS-encoded signal is also supplied to a NEXT (Near End Transmitter) noise canceller 8 and to adaptive echo canceller 10.

Signals from the Ethernet cable 6 are received at adder 14 and added with correction signals supplied from baseline wander correction block 12 (which corrects for DC offset). The added signals are then converted to digital signals in the A/D converter 16, as controlled by timing and phase-lock-loop block 18. The digital signals from A/D converter 16 are supplied to delay adjustment block 20, which synchronizes the signals in accordance with the four parallel Ethernet channels. The delay-adjusted digital signals are then added with the echo-canceled signals and the NEXT-canceled signals in adder 22.

The added signals are supplied to a Feed Forward Equalizer filter 24 which filters the signal prior to DFE or more specifically, Viterbi trellis decoding in decoder 26. After Viterbi decoding, the output signal is supplied to PCS decoder 28, after which the PCS-decoded signal is supplied to the PC.

The decoder 26 also supplies output signals to a plurality of adaptation blocks schematically depicted at 30 in Fig. 9. As is known, such adaptation blocks carry out corrections for such conditions as temperature offset, connector mismatch, etc. The adaptation block 30 provides output to the baseline wander correction circuit 12, the timing and phase-lock-loop circuit 18, the echo canceller 10, and the NEXT canceller 8. Each functional block depicted in Fig. 9 includes a slave state controller (not shown) for controlling the operation and timing of the corresponding block.

Reference is now made to Fig. 3 which shows a block diagram of a feedforward equalizer implemented as a high-pass filter used in conjunction with a decision feedback equalizer in accordance with a first embodiment of the present invention. As shown therein, an analog input signal is converted to a digital signal by analog-to-digital converter (ADC) 312. The FFE 304 processes the digitized input signal to effectively cancel the precursor ISI and shorten the length of the postcursor ISI. Fig. 4 illustratively shows the shorten length of the postcursor ISI of when an input signal is processed by FFE 304 of the present invention. FFE 304 is preferably implemented as a high-pass filter to shorten the tail. The output of FFE 304 is then processed by DFE

305 to effectively cancel the postcursor ISI in a known manner. DFE 305 comprises decision circuit 308 and feedback filter 310. Decision circuit 308 may be implemented by, for example, a threshold circuit, a Viterbi detector or the like. Feedback filter 310 is preferably implemented as a FIR filter.

5 Fig. 5 illustrates the response characteristics of high-pass filter of FFE 304. The filter has a low cutoff frequency. As can be seen in Fig. 5, at higher frequencies the filter has a relatively flat response and has high attenuation at low frequencies (preferably 20 db). This characteristic is advantageous in attenuating any DC noise and any DC components caused by baseline wander. Significantly, the flat response
10 reduces noise enhancement.

Referring now to Fig. 6, high-pass filter 304 is preferably implemented as a finite impulse response (FIR) filter 600. FIR filter 600 comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI. In the preferred embodiment M=1 and N=3. Each tap comprises a delay 602 (except for the first tap), a multiplier 604 and a summer 606 (except for the first tap). Delay circuit 602 delays an output from a previous tap, and multiplier 604 multiplies the output from delay circuit 602 by a coefficient W. The output of multiplier 604 is added to an output from of previous tap by summer 606.

The selection of the coefficients W is critical in providing the response defined in Fig. 5. To achieve this response, the selection of the coefficients W is critical. The appropriate selection of coefficients $W_1 \dots W_n$ determines the sharpness of the response, and the appropriate selection of coefficients $W_{-m} \dots W_{-1}$ effectively cancels the precursor tail. In the present embodiment the coefficients are selected from the following constraints:

25 $W_0 = \text{unity}$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i < 1$$

$$-1 < W_1, \dots, W_n < 0,$$

in the preferred embodiment

$$W_0 = 1$$

30 $W_{-1} = -0.1$

$$W_{-1} + W_0 + W_1 + W_2 + W_3 = 0.1$$

$$|W_1| > |W_2| > |W_3|$$

$-1 < W_1, W_2, W_3 < 0$, preferably $W_1 = -.35$, $W_2 = -.25$, and $W_3 = -.20$.

As will be appreciated by one of ordinary skill in the art, the preferred values discussed above may be proportionately varied to still achieve very similar and acceptable responses.

Fig. 7 is an alternate embodiment of the present invention, in which the coefficients of the FIR of the FFE is adaptive and the FIR of the feedback filter is also adaptive. In general, an error generator circuit 724 is provided to determine any errors during signal acquisition, and an error signal is provided to an adaptive control circuit 720 to move the coefficients of the FFE. These coefficients of the FFE are only moved during signal acquisition. After acquisition, the coefficients of the FFE are then held at the values determined during acquisition. Also, an error generator 726 determines if there are any errors from feedback filter 110 and provides an error signal to adaptive control circuit 728. Adaptive control circuit 728 moves coefficients for feedback filter 110.

Fig. 8 shows a more detailed schematic of an adaptive FIR filter for FFE. As shown therein, the main tap W_0 is kept at its initial value and is not adapted. Coefficients $W_m \dots W_{-1}$ can be determined by LMS engines $840_m \dots 840_{-1}$ in accordance with a least mean square (LMS) algorithm based on gradient optimization. The change in tap weight coefficients ΔW_n is calculated to be $\Delta W_n = \Delta * X_n * E_n$; where Δ is the adaptation rate and E is the error output by the error generator 724. Coefficients $W_1 \dots W_n$ are similarly determined by LMS engines $840_1 \dots 840_n$. In addition limiters $830_1 \dots 830_n$ are provided to enforce the constraints discussed above.

While the invention has been described in conjunction with several specific embodiments, it is evident to those skilled in the art that many further alternatives, modifications and variations will be apparent in light of the foregoing description. Thus, the invention described herein is intended to embrace all such alternatives, modifications, applications and variations as may fall within the spirit and scope of the appended claims.

WHAT IS CLAIMED IS:

1. A signal processing apparatus comprising:
 - an input circuit to receive an input signal;
 - a feedforward equalizer comprising a high-pass filter and responsive to said
 - 5 input circuit; and
 - a decision feedback equalizer comprising:
 - a decision circuit responsive to said feed forward equalizer; and
 - a feedback filter responsive to said decision circuit, wherein said decision
 - circuit is responsive to said feedback filter.
- 10 2. A signal processing circuit according to Claim 1, wherein said high-pass filter has a low cutoff frequency.
3. A signal processing circuit according to Claim 2, wherein said high-pass filter has a flat response.
4. A signal processing circuit according to Claim 1, wherein said high-pass filter
- 15 has high attenuation at low frequency.
5. A signal processing circuit according to Claim 1, wherein said high-pass filter has high attenuation at low frequencies.
6. A signal processing circuit according to Claim 5, wherein the high attenuation is at least 20 db.
- 20 7. A signal processing circuit according to Claim 1, wherein said high-pass filter comprises a first finite impulse response filter (FIR).

8. A signal processing circuit according to Claim 7, wherein said first FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI.

9. A signal processing circuit according to Claim 8, wherein each tap of said first
5 FIR filter has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^N W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

10. A signal processing circuit according to Claim 1, wherein said input circuit
10 comprises an analog to digital converter.

11. A signal processing circuit according to Claim 1, wherein said decision circuit
comprises a threshold circuit.

12. A signal processing circuit according to Claim 1, wherein said decision circuit
comprises a Viterbi detector.

15 13. A signal processing circuit according to Claim 8, further comprising a first
adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for
filtering.

14. A signal processing circuit according to Claim 13, wherein each of the N taps
comprises a limiter to limit the range of adaptation of the N taps.

20 15. A signal processing circuit according to Claim 13, wherein said first adaptive
control circuit is operable only during signal acquisition.

16. A signal processing circuit according to Claim 1, wherein said feedback filter comprises a second finite impulse response filter (FIR).

17. A signal processing circuit according to Claim 15, further comprising a second adaptive control circuit to adapt taps of said second FIR.

5 18. A signal processing apparatus comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means; and

decision feedback equalizer means comprising:

10 decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means, wherein said decision means is responsive to said feedback filter means.

15 19. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means has a low cutoff frequency.

20 20. A signal processing circuit according to Claim 19, wherein said feedforward equalizer means has a flat response.

21. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means has high attenuation at low frequency.

22. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means has high attenuation at low frequencies.

23. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means shortens a length of postcursor inter-symbol interference.

24. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means attenuates any DC noise.

25. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means attenuates baseline wander.

5 26. A signal processing circuit according to Claim 22, wherein the high attenuation is at least 20 db.

27. A signal processing circuit according to Claim 18, wherein said feedforward equalizer means comprises a first finite impulse response filter (FIR) means for filtering the input signal.

10 28. A signal processing circuit according to Claim 27, wherein said first FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI.

29. A signal processing circuit according to Claim 28, wherein each tap of said first FIR filter means has a corresponding coefficient W as follows:

15 $W_0 = \text{unity}$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

20 30. A signal processing circuit according to Claim 18, wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

31. A signal processing circuit according to Claim 18, wherein said decision means comprises a threshold circuit.

32. A signal processing circuit according to Claim 18, wherein said decision means comprises a Viterbi detector.

33. A signal processing circuit according to Claim 28, further comprising a first adaptive control means for adapting the M taps for filtering precursor ISI and N taps
5 for filtering.

34. A signal processing circuit according to Claim 33, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

35. A signal processing circuit according to Claim 33, wherein said first adaptive control means is operable only during signal acquisition.

10 36. A signal processing circuit according to Claim 18, wherein said feedback filter means comprises a second finite impulse response filter (FIR) means for filtering the output of said decision means.

37. A signal processing circuit according to Claim 36, further comprising a second adaptive control means for adapting taps of said second FIR means.

15 38. An Ethernet transceiver, comprising:

an input for inputting an input signal into an Ethernet cable;

an output for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal

20 a feedforward equalizer comprising a high-pass filter and responsive to said input circuit; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feed forward equalizer; and

a feedback filter responsive to said decision circuit, wherein said decision circuit is responsive to said feedback filter.

39. An Ethernet transceiver according to Claim 38, wherein said high-pass filter has a low cutoff frequency.

5 40. An Ethernet transceiver according to Claim 39, wherein said high-pass filter has a flat response.

41. An Ethernet transceiver according to Claim 38, wherein said high-pass filter has high attenuation at low frequency.

42. An Ethernet transceiver according to Claim 38, wherein said high-pass filter has high attenuation at low frequencies.

43. An Ethernet transceiver according to Claim 42, wherein the high attenuation is at least 20 db.

44. An Ethernet transceiver according to Claim 38, wherein said high-pass filter comprises a first finite impulse response filter (FIR).

15 45. An Ethernet transceiver according to Claim 44, wherein said first FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI.

46. An Ethernet transceiver according to Claim 45, wherein each tap of said first FIR filter has a corresponding coefficient W as follows:

20 $W_0 = \text{unity}$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

47. An Ethernet transceiver according to Claim 38, wherein said input circuit comprises an analog to digital converter.

48. An Ethernet transceiver according to Claim 38, wherein said decision circuit
5 comprises a threshold circuit.

49. An Ethernet transceiver according to Claim 38, wherein said decision circuit comprises a Viterbi detector.

50. An Ethernet transceiver according to Claim 45, further comprising a first
adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for
10 filtering.

51. An Ethernet transceiver according to Claim 50, wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

52. An Ethernet transceiver according to Claim 50, wherein said first adaptive control circuit is operable only during signal acquisition.

15 53. An Ethernet transceiver according to Claim 38, wherein said feedback filter comprises a second finite impulse response filter (FIR).

54. An Ethernet transceiver according to Claim 53, further comprising a second adaptive control circuit to adapt taps of said second FIR.

55. A signal processing apparatus comprising:

20 input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,
5 wherein said decision means is responsive to said feedback filter means.

56. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means has a low cutoff frequency.

57. An Ethernet transceiver according to Claim 56, wherein said feedforward equalizer means has a flat response.

10 58. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means has high attenuation at low frequency.

59. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means has high attenuation at low frequencies.

15 60. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means shortens a length of postcursor inter-symbol interference.

61. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means attenuates any DC noise.

62. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means attenuates baseline wander.

20 63. An Ethernet transceiver according to Claim 59, wherein the high attenuation is at least 20 db.

64. An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer means comprises a first finite impulse response filter (FIR) means for filtering the input signal.

5 65. An Ethernet transceiver according to Claim 64, wherein said first FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI.

66. An Ethernet transceiver according to Claim 65, wherein each tap of said first FIR filter means has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$10 \quad 0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0.$$

67. An Ethernet transceiver according to Claim 55, wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

15 68. An Ethernet transceiver according to Claim 55, wherein said decision means comprises a threshold circuit.

69. An Ethernet transceiver according to Claim 55, wherein said decision means comprises a Viterbi detector.

20 70. An Ethernet transceiver according to Claim 65, further comprising a first adaptive control means for adapting the M taps for filtering precursor ISI and N taps for filtering.

5

5

5

10

ABSTRACT

5

105




Fig. 1




Fig. 2

305




Fig. 3




Fig. 4




Fig. 6




Fig. 7




Fig. 8




FIG 9

**COMBINED DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION**

(Page 1)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Feedforward Equalizer for DFE Based Detector

☐ the specification of which is attached hereto X was filed on__ as United States Application No. or PCT International Application No.____ and was amended on_____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR ' 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. ' 119(a)-(d) or ' 365(b), of any foreign application(s) for patent or inventor's certificate, or ' 365(a) of any PCT international application which designates at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed:

<u>Country</u>	<u>Application No.</u>	<u>Filed (Day/Mo./Yr.)</u>	<u>(Yes/No) Priority Claimed</u>
----------------	------------------------	----------------------------	--------------------------------------

I hereby claim the benefit under 35 U.S.C. ' 119(e) of any United States provisional application(s) listed below:

<u>Application No.</u>	<u>Filed (Day/Mo./Yr.)</u>
------------------------	----------------------------

I hereby claim the benefit under 35 U.S.C. ' 120 of any United States application(s), or ' 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. ' 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. ' 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

<u>Application No.</u>	<u>Filed (Day/Mo./Yr.)</u>	<u>Status (Patented, Pending, Abandoned)</u>
------------------------	----------------------------	--

I hereby appoint the practitioners associated with the firm and Customer Number provided below and Eric B. Janofsky, Reg. No. 30,759 to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and direct that all correspondence be addressed to the address associated with that Customer Number:

FITZPATRICK, CELLA, HARPER & SCINTO
Customer Number: 05514

004230-EE-000000

Full Name of Sole or First Inventor Runsheng He
 Inventor's signature [Signature]
 Date 08/23/00 Citizen/Subject of People's Republic of China
 Residence 865 Carlisle Way, Apt. 57, Sunnyvale, California 94087
 Post Office Address same